IN THE CLAIMS

Claims 1 through 28 are pending in this application. Please amend claims 4, 6-8, 10, 12, 18-22, and 26-28, as follows:

1. (Original) A signal processing circuit having a data input-output circuit, a microprocessor, a dedicated processing circuit, a local memory, and a memory access control circuit interconnected over a bus, wherein:

said bus includes a system bus that is connected to said data input-output circuit, said microprocessor, said dedicated processing circuit, and said memory access control circuit, and a local memory bus that is connected to said local memory;

first, second, and third connection circuits are connected between said system bus and said local memory bus, between a first local bus included in said dedicated processing circuit and said local memory bus, and between a second local bus included in said data input-output circuit and said local memory bus; and

said memory access control circuit controls the connections of said first, second, and third connection circuits.

- 2. (Original) A signal processing circuit according to Claim 1, wherein said memory access control circuit controls the connections of said first, second, and third connection circuits according to the priorities predetermined for the connections.
- 3. (Previously Presented) A signal processing circuit according to Claim 1, further comprising a second input-output circuit that is connected to said system bus, produces an interrupt request to be issued to said microprocessor, and transfers data over said system bus under control of said microprocessor.
- 4. (Currently Amended) A signal processing circuit according to Claim 1, further comprising a second third input-output circuit that receives or transmits a serial signal,

produces an interrupt request to be issued to said microprocessor, and transfers the serial signal over said system bus under control of said microprocessor.

5. (Previously Presented) A signal processing circuit according to Claim 1, further comprising a timer that cyclically applies an interrupt signal to said microprocessor, and a control means that includes a status register which indicates the processing state of said dedicated processing circuit, and an instruction register in which said microprocessor sets processing to be performed by said dedicated processing circuit, wherein:

said microprocessor reads a value from said status register in response to the cyclic interrupt signal, and judges whether the next processing instruction can be issued to said dedicated processing circuit; and

when the next processing instruction can be issued, said control means allows the instruction to be written in said instruction register.

- 6. (Currently Amended) A signal processing circuit according to Claim 1, wherein data that should to be processed by said dedicated processing circuit is stored in said local memory, and data stored in said local memory is read by way of said third connection circuit, said second local bus, and said data input-output circuit.
- 7. (Currently Amended) A signal processing circuit according to Claim 1, wherein said first data input-output circuit is a video input-output circuit that receives or transmits video data, said dedicated processing circuit is a video processing circuit including at least one of an encoding circuit, a decoding circuit, a discrete cosine transform circuit, an inverse discrete cosine transform circuit, a motion estimation circuit, and a motion compensation circuit.

- 8. (Currently Amended) A signal processing circuit according to Claim 7, wherein said memory access control circuit includes a control means that stores image data received in real-time in said local memory by way of said first data input-output circuit, said second local bus, and said third connection circuit, and that transfers the image data stored in said local memory to said video processing circuit by way of said second connection circuit and said first local bus.
- 9. (Previously Presented) A signal processing circuit according to Claim 7, further comprising a second input-output circuit that receives or transmits a voice signal, is connected to said system bus, produces an interrupt request to be issued to said microprocessor, and transfers data over said system bus under control of said microprocessor.
- 10. (Currently Amended) A signal processing circuit according to Claim 7, further comprising a third second input-output circuit that receives or transmits a serial signal that is either an encoded video signal or an encoded voice signal, produces an interrupt request to be issued to said microprocessor, and transfers data of the serial signal over said system bus under control of said microprocessor.
- 11. (Previously Presented) A signal processing circuit according to Claim 2, further comprising a second input-output circuit that is connected to said system bus, produces an interrupt request to be issued to said microprocessor, and transfers data over said system bus under control of said microprocessor.
- 12. (Currently Amended) A signal processing circuit according to Claim 2, further comprising a third second input-output circuit that receives or transmits a serial signal, produces an interrupt request to be issued to said microprocessor, and transfers the serial signal over said system bus under control of said microprocessor.

- 13. (Previously Presented) A signal processing circuit according to Claim 3, further comprising a third input-output circuit that receives or transmits a serial signal, produces an interrupt request to be issued to said microprocessor, and transfers the serial signal over said system bus under control of said microprocessor.
- 14. (Previously Presented) A signal processing circuit according to Claim 11, further comprising a third input-output circuit that receives or transmits a serial signal, produces an interrupt request to be issued to said microprocessor, and transfers the serial signal over said system bus under control of said microprocessor.
- 15. (Previously Presented) A signal processing circuit according to Claim 2, further comprising a timer that cyclically applies an interrupt signal to said microprocessor, and a control means that includes a status register which indicates the processing state of said dedicated processing circuit, and an instruction register in which said microprocessor sets processing to be performed by said dedicated processing circuit, wherein:

said microprocessor reads a value from said status register in response to the cyclic interrupt signal, and judges whether the next processing instruction can be issued to said dedicated processing circuit; and

when the next processing instruction can be issued, said control means allows the instruction to be written in said instruction register.

16. (Previously Presented) A signal processing circuit according to Claim 3, further comprising a timer that cyclically applies an interrupt signal to said microprocessor, and a control means that includes a status register which indicates the processing state of said dedicated processing circuit, and an instruction register in which said

microprocessor sets processing to be performed by said dedicated processing circuit, wherein:

said microprocessor reads a value from said status register in response to the cyclic interrupt signal, and judges whether the next processing instruction can be issued to said dedicated processing circuit; and

when the next processing instruction can be issued, said control means allows the instruction to be written in said instruction register.

17. (Previously Presented) A signal processing circuit according to Claim 11, further comprising a timer that cyclically applies an interrupt signal to said microprocessor, and a control means that includes a status register which indicates the processing state of said dedicated processing circuit, and an instruction register in which said microprocessor sets processing to be performed by said dedicated processing circuit, wherein:

said microprocessor reads a value from said status register in response to the cyclic interrupt signal, and judges whether the next processing instruction can be issued to said dedicated processing circuit; and

when the next processing instruction can be issued, said control means allows the instruction to be written in said instruction register.

- 18. (Currently Amended) A signal processing circuit according to Claim 2, wherein data that should to be processed by said dedicated processing circuit is stored in said local memory, and data stored in said local memory is read by way of said third connection circuit, said second local bus, and said data input-output circuit.
- 19. (Currently Amended) A signal processing circuit according to Claim 3, wherein data that should to be processed by said dedicated processing circuit is stored in said local

memory, and data stored in said local memory is read by way of said third connection circuit, said second local bus, and said <u>data</u> input-output circuit.

- 20. (Currently Amended) A signal processing circuit according to Claim 11, wherein data that should to be processed by said dedicated processing circuit is stored in said local memory, and data stored in said local memory is read by way of said third connection circuit, said second local bus, and said data input-output circuit.
- 21. (Currently Amended) A signal processing circuit according to Claim 2, wherein said first data input-output circuit is a video input-output circuit that receives or transmits video data, said dedicated processing circuit is a video processing circuit including at least one of an encoding circuit, a decoding circuit, a discrete cosine transform circuit, an inverse discrete cosine transform circuit, a motion estimation circuit, and a motion compensation circuit.
- 22. (Currently Amended) A signal processing circuit according to Claim 21, wherein said memory access control circuit includes a control means that stores image data received in real-time in said local memory by way of said first data input-output circuit, said second local bus, and said third connection circuit, and that transfers the image data stored in said local memory to said video processing circuit by way of said second connection circuit and said first local bus.
- 23. (Previously Presented) A signal processing circuit according to Claim 21, further comprising a second input-output circuit that receives or transmits a voice signal, is connected to said system bus, produces an interrupt request to be issued to said microprocessor, and transfers data over said system bus under control of said microprocessor.

- 24. (Previously Presented) A signal processing circuit according to Claim 8, further comprising a second input-output circuit that receives or transmits a voice signal, is connected to said system bus, produces an interrupt request to be issued to said microprocessor, and transfers data over said system bus under control of said microprocessor.
- 25. (Previously Presented) A signal processing circuit according to Claim 22, further comprising a second input-output circuit that receives or transmits a voice signal, is connected to said system bus, produces an interrupt request to be issued to said microprocessor, and transfers data over said system bus under control of said microprocessor.
- 26. (Currently Amended) A signal processing circuit according to Claim 21, further comprising a second third input-output circuit that receives or transmits a serial signal that is either an encoded video signal or an encoded voice signal, produces an interrupt request to be issued to said microprocessor, and transfers data of the serial signal over said system bus under control of said microprocessor.
- 27. (Currently Amended) A signal processing circuit according to Claim 8, further comprising a second third input-output circuit that receives or transmits a serial signal that is either an encoded video signal or an encoded voice signal, produces an interrupt request to be issued to said microprocessor, and transfers data of the serial signal over said system bus under control of said microprocessor.
- 28. (Currently Amended) A signal processing circuit according to Claim 22, further comprising a second third input-output circuit that receives or transmits a serial signal that is either an encoded video signal or an encoded voice signal, produces an

interrupt request to be issued to said microprocessor, and transfers data of the serial signal over said system bus under control of said microprocessor.